Compilers, MLIR, LLVM, XLA, JAX

HOME
CATEGORIES
TAGS
ARCHIVES
ABOUT

Home Tags instruction-scheduling

Tag

instruction-scheduling 1

Why VLIW Architecture is Popular Again Jun 21, 2026

Recently Updated

A Type System Is a Search Oracle
An AST Is a Cache-Miss Generator
Heterogeneity Moved Inside the Chip
The Illusion of Determinism in Disaggregated Inference
Prefill and Decode Want Different Computers

Trending Tags

compilers disaggregation inference llm-serving jax vllm xla gpu compiler cuda

© 2026 Aditya Kumar. Some rights reserved.

Using the Chirpy theme for Jekyll.

Trending Tags

compilers disaggregation inference llm-serving jax vllm xla gpu compiler cuda

New content available